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ERROR CHARACTERIZATION AND
MITIGATION FOR 16NM MLC NAND
FLASH MEMORY UNDER TOTAL IONIZING
DOSE EFFECT
CROSS-REFERENCES TO RELATED
APPLICATIONS
This application claims the priority and benefit of U.S.
Provisional Application No. 62/243,402 filed Oct. 19, 2015
entitled, "ERROR CHARACTERIZATION AND MITIGA-
TION FOR 16NM MLC NAND FLASH MEMORY
UNDER TOTAL IONIZING DOSE EFFECT".
STATEMENT AS TO RIGHTS TO INVENTIONS
MADE UNDER FEDERALLY SPONSORED
RESEARCH AND DEVELOPMENT
The invention described herein was made in the perfor-
mance of work under NASA contract NNN12AA01 C, and is
subject to the provisions of Public Law 96-517 (35 USC
202) in which the Contractor has elected to retain title.
BACKGROUND
NAND flash memory is an attractive media for primary
storage in various space applications thanks to its excellent
properties such as high density, low power consumption and
random access. A necessary step to determine if a NAND
flash memory is suitable for a specific space application is to
test its reliability against radiation. In the scenarios where
flash components must survive high radiation levels such as
GEO orbits and other deep space trajectories, radiation
hardened NAND flash memory is used. The thin (8 mu)
tunnel oxides and high internal on-chip voltages (18-20V)
make radiation hardening NAND flash memories very chal-
lenging. Nevertheless, many useful space missions (LEO,
some Mars missions, etc.) only require a reduced level of
radiation tolerance, often less than 50 k rad. Therefore, it is
possible to use conventional commercial NAND flash
memory to achieve high storage density with low cost in
severe service environments, such as outer space applica-
tions including GEO orbits and deep space trajectories.
SUMMARY
This document discusses the feasibility of using commer-
cial high-density NAND flash memories for data storage in
severe service environments, such as in outer space. In one
embodiment, a flash memory component stores data in
conjunction with a data scrubbing operation that selects one
of multiple data scrubbing schemes according to exposure
levels from the severe environment and according to desired
reliability performance. The typical parameters used for
selecting such scrubbing include radiation exposure from the
space environment and program-erase cycles for the flash
memory in terms of number of write cycles and/or erasure
cycles experienced. For example, in one embodiment, the
scrubbing operation includes selection of data storage
according to an MLC mode of operation, or according to an
E-SLC mode, or according to an SLC-IPR mode, such that
any one of the three operating modes may be used. These
scrubbing modes are described in greater detail below. In
this way, scrubbing may be initiated in response to error rate
reaching a predetermined value. In such a situation, the error
rate may include effects from one or more of total radiation
doses, program cycles, and data retention time. In another
N
embodiment, a data device includes a memory having a
plurality of memory cells configured to store data values in
accordance with a predetermined rank modulation scheme.
In another embodiment, a data device includes a memory
5 having a plurality of memory cells configured to store data
values in accordance with a predetermined rank modulation
scheme and a memory controller that receives a current error
count from an error decoder of the data device for one or
more data operations of the flash memory device and selects
io an operating mode for data scrubbing in accordance with the
received error count and a program cycles count.
This document begins with review of current issues in
flash memory for severe environments. One issue for dis-
cussion relates to the reliability of such component parts
15 under total ionizing dose (TID) and single event upset
effects. In this disclosure, techniques directed to the first
issue, TID, are provided. Compared with previous studies on
TID effect for various kinds of NAND flash memories, e.g.,
90 mu-25 mu single-level cells (SLC) for NAND flash
20 memories, NAND flash memories of 25 mu multi-level cell
(MLC), and the like, this disclosure discusses the system-
level reliability that 16 mu MLC, one of the most cost-
effective NAND flash memories on the market, can offer to
SSDs in space. See, e.g., M. Bagatin et al., TID sensitivity
25 of NAND flash memory building blocks, in IEEE T-NS,
2009; M. Kay et al., Using charge accumulation to improve
the radiation tolerance of multi-Gb NAND flash memories,
in IEEE T-NS, 2013; M. Bagatin et al., Sample-to-sample
variability and bit errors induced by total dose in advanced
3o NAND flash memories, in IEEE T-NS, 2014; and F. Irom et
al., Scaling effects in highly scaled commercial nonvolatile
flash memories, in IEEE Radiation Effects Data Workshop,
2012 (90 mu-25 mu); F. Irom et al., Scaling effects in highly
scaled commercial nonvolatile flash memories, in IEEE
35 Radiation Effects Data Workshop, 2012 (25 nm MLC).
Measurements show that blocks that carried less than
3000 program/erase cycles (PECs) only survived up to
approximately 10000 rad total doses under the protection of
standard ECCs. The errors at the levels of threshold voltage
40 Vr, cell logical state, and binary bit, respectively, are dis-
cussed, as well as error mitigation schemes for reliability
enhancement. A relatively new data representation called
Rank Modulation [see, e.g., A. Jiang et al., Rank modulation
for flash memories, in IEEE T-IT, 2009] is described below,
45 where data are read using the relative order of cell voltages.
In experiments, the new representation as disclosed herein
reduced bit errors by 60% on average. A novel memory
scrubbing (MS) scheme is proposed that can refresh cells
without block erasure and can operate under lower voltage.
50 Measurements show that flash blocks survived up to 8000
PECs and 57000 rad total doses using the new scrubbing
scheme. Both schemes were implemented as parts of a flash
memory controller, and significantly outperform existing
methods in various aspects.
55 Discussed herein is a system for error mitigation in
NAND flash memory suitable for severe service environ-
ments, such as outer space applications including GEO
orbits and deep space trajectories. The system discussion
includes reporting results of a study of flash memory com-
bo ponent parts with a system-level reliability of 16 mu MLC
NAND flash memories under total ionizing dose (TID)
effect. TID exposure is measured in units of rads. Errors that
occur in the parts under TID effect are characterized at
multiple levels. Results show that faithful data recovery
65 typically is obtained up to a TID of approximately 9 k rad.
Data errors observed in irradiated flash samples are strongly
asymmetric. To improve the reliability of the parts, error
US 9,870,834 B2
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mitigation methods were studied that consider the specific
properties of TID errors. First, a novel data representation
scheme is implemented that stores data using the relative
order of cell voltages. The representation is more robust
against uniform asymmetric threshold voltage shift of float-
ing gates. Experimental results show that the scheme
reduces errors at least by 50% for blocks with less than 3 k
program/erase cycles and 10 k rad of TID. Second, empirical
evaluations of memory scrubbing schemes are performed.
Based on the results, a scheme is identified that refreshes
cells without doing block erasure. Evaluation results show
that parts under this scrubbing scheme survive up to 8 k
PECs and 57 k rad total doses (TID).
Other features and advantages of the present invention
should be apparent from the following description of exem-
plary embodiments, which illustrate, by way of example,
aspects of the invention.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a diagram that shows RBERs of blocks with
different PECs under TID effect, with error correction limits
of different BCH codes for achieving 1e-15 UBER, and all
the codes have 1 KB block length, and correct 40, 45, 50 and
55 bit errors, respectively.
FIG. 2 is a diagram that shows RBERs of a part whose
row decoder failed at 40K rad.
FIG. 3 is a diagram that shows RBERs of blocks from the
parts with different components being shielded, wherein S.P.
means: shield peripheral circuits; S.A. means: shield FG
arrays, and N.S. means: no shielding.
FIG. 4 is a diagram that shows VT distributions of logical
states PI, P2, and P3 at different total doses, wherein
connected triangle line (blue) shows before irradiation,
connected square line (red) shows after 24 k rad, and
connected dot line (green) shows after 48 k rad.
FIG. 5(a) is a diagram that illustrates the number of
upward and downward cell state errors in blocks that carried
different PECs for a cell logical state error analysis; the
capacity of each block is 4 MB.
FIG. 5(b) is a diagram that illustrates the number of
different downward cell state errors in a block that carried 3
k PECs for a cell logical state error analysis; the capacity of
each block is 4 MB.
FIG. 6(a) is a diagram that illustrates bit error analysis,
wherein each block contains 128 lower pages and 128 upper
pages; (a) shows RBERs of lower and upper pages at
different PECs and total doses.
FIG. 6(b) is a diagram that illustrates bit error analysis,
wherein each block contains 128 lower pages and 128 upper
pages; (b) shows number of 0-1 and 1-0 bit errors in
lower pages.
FIG. 6(c) is a diagram that illustrates bit error analysis,
wherein each block contains 128 lower pages and 128 upper
pages; (c) shows number of 0-1 and 1-0 bit errors in
upper pages.
FIG. 7 is a diagram that shows RBERs of reading using
RM versus RBERs of reading using adaptive reference
voltages.
FIG. 8 is a diagram that shows RBERs of the blocks with
and without using MS during irradiation.
FIG. 9(a) is a diagram that shows survivable regions
given by MS schemes.
FIG. 9(b) is a diagram that shows survivable regions
given by control schemes for the MS schemes of FIG. 9(a).
4
FIG. 10 is a flow diagram that shows programming
operations of a data storage device constructed in accor-
dance with the description herein.
FIG. 11 is an illustration of a memory device constructed
5 in accordance with the present invention.
FIG. 12 is a block diagram of a computer apparatus for
performing the programming and reading operations
described herein and for communicating with a memory
device such as depicted in FIG. 11.
10 FIG. 13 is a block diagram that shows data flow in a
memory device that operates according to the rank modu-
lation scheme described herein.
DETAILED DESCRIPTION
15
I. Introduction
The reliability of commercial NAND flash memory
20 decreases exponentially as density increases. NAND flash
memory stores data by programming memory cells to dif-
ferent charge levels. As feature size shrinks, memory cells
carry less charges, and their charge levels are more sensitive
to both internal and external noise such as interference,
25 charge leakage and radiation. This disclosure discusses the
radiation reliability of 16 nm commercial NAND flash
memory, which is one of the most dense and cost-effective
configurations of NAND flash memory currently on the
market. One issue of interest is to investigate how these parts
3o behave under total ionization dose (TID) and single-event
upset (SEU) effects. In outer space applications, such as in
satellites and spacecraft, these effects correspond to accu-
mulative background radiation and strikes from high energy
ionizing particles. Further below, results obtained on TID
35 effect are reported. The SEU effects are not discussed herein.
TID effect has recently been studied for NAND flash
memories with lower densities, e.g. 90 mu-25 nm single-
level cell (SLC) [see, e.g., M. Bagatin et al., in IEEE T-NS,
56(4):1909-1913, August 2009; M. Kay et al., in IEEE T-NS,
40 60(6):4214-4219, December 2013; see also M. Bagatin et
al., in IEEE T-NS, 61(6):2889-2895, December 2014; and
see F. Irom et al., in IEEE Radiation Effects Data Workshop,
pages 1-6, July 2012], and 25 mu multi-level cell (MLC)
[see, e.g., F. Irom et al., in IEEE Radiation Effects Data
45 Workshop, pages 1-6, July 2012]. Discussed herein is a
novel investigation of system-level reliability of 16 mu
NAND flash memory. Provided is a quantitative study on the
properties of errors at multiple levels during irradiation.
Based on the study, effective error mitigation methods for
5o reliability enhancement are implemented.
More particularly, discussed herein are topics including:
1. Characterizing V, shift bit error, and cell state error of
the parts under TID effect. Results show that errors at
all levels show strong asymmetry. Faithful data recov-
55 ery only lasts until approximately 9 k rad, when typical
configurations of error correcting codes (ECC) are
used. ECC decoding failures due to V, shift in floating
gates (FGs) occur much earlier than failures of periph-
eral circuits.
60 2. Design and implementation of a novel system using a
data representation called rank modulation [see, e.g., A.
Jiang et al., IEEE T-IT, 55(6):2659-2673, June 2009].
The scheme represents data using the relative order of
cell voltages in memory, and provides higher reliability
65 against uniform asymmetric V, shifts. Results show that
the scheme reduces bit errors at least by 50% for blocks
with less than 10 k rad and 3 k PECs.
US 9,870,834 B2
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Empirical evaluation of three memory scrubbing (MS)
methods. Based on the results, an MS scheme is
identified that refreshes cells without block erasure.
Under this scheme, the parts survived up to 8 k PECs
and 57 k rad, which outperforms the other two schemes
in different aspects. The MS scheme is capable of
multiple enhancements, which are also described.
II. Methodology
In the studies discussed herein, 16 mu 64 Gb planar MLC
NAND flash from a major vendor was used, with a specified
endurance of 3 k PECs. The parts were operated using an
FPGA based tester. The "Co y radiation source at NASA
JPL was used for TID effect. The parts were first program-
erase cycled to various PECs. Random test data was then
stored in selected blocks, and the parts were irradiated at a
dose rate of 9 rad/s. The blocks were read periodically, and
output data were compared with input data for error analysis.
In conjunction with the studies, this document discusses
the feasibility of using commercial high-density NAND
flash memories for storage in space, and in particular, the
reliability of such parts under total ionizing dose (TID).
Compared with previous studies on TID effect for various
kinds of NAND flash memories, e.g., 90 mu-25 mu single-
level cells (SLC) for NAND flash memories [See, e.g., M.
Bagatin et al., TID sensitivity of NAND flash memory
building blocks, in IEEE T-NS, 2009; M. Kay et al., Using
charge accumulation to improve the radiation tolerance of
multi-Gb NAND flash memories, IEEE T-NS, 2013; M.
Bagatin et al., Sample-to-sample variability and bit errors
induced by total dose in advanced NAND flash memories, in
IEEE T-NS, 2014; and F. Irom et al., Scaling effects in highly
scaled commercial nonvolatile flash memories, in IEEE
Radiation Effects Data Workshop, 2012]; and NAND flash
memories of 25 nm multi-level cell (MLC) [F. Irom et al.,
Scaling effects in highly scaled commercial nonvolatile flash
memories, in IEEE Radiation Effects Data Workshop, 2012],
and the like, this disclosure discusses the system-level
reliability that 16 mu MLC, one of the most cost-effective
NAND flash memories on the market, can offer to SSDs in
space. Measurements show that blocks that carried less than
3000 program/erase cycles (PECs) only survived up to
approximately 10000 rad total doses under the protection of
standard ECCs. The errors at the levels of threshold voltage
VF, cell logical state, and binary bit, respectively, are
discussed, as well as error mitigation schemes for reliability
enhancement. A relatively new data representation called
Rank Modulation [see, e.g., A. Jiang et al. Rank modulation
for flash memories, in IEEE T-IT, 2009] is described below,
where data are read using the relative order of cell voltages.
Using rank modulation (RM) to store the data is an optional
feature of the data storage memory system described herein.
In experiments, the new RM representation as disclosed
herein reduced bit errors by 60% on average. A novel
memory scrubbing (MS) scheme is proposed that refreshes
cells without block erasure and operates under lower volt-
age. Measurements show that flash blocks survived up to
8000 PECs and 57000 rad total doses using the new scrub-
bing scheme. Both schemes were implemented as parts of a
flash controller, and significantly outperform existing meth-
ods in various aspects.
A. Experimental Setup
In the experimental setup, 16 nm planar MLC NAND
flash memory manufactured by a major flash vendor was
used. Each package contained one die with total capacity of
64 Gb and specified lifetime of 3 k PECs. A die for a
6
memory device generally contains two planes, with each
plane having 1024 blocks. A block contains 256 pages, with
page size being 16 KB. The peripheral circuits mainly
include charge pumps used for page reading, page program-
5 ming, and block erasure, row decoders for page addressing,
as well as control logic. The parts typically comply with the
ONFI standard [Open NAND flash interface; see, e.g.,
http://www.onfi.org. 2016] .
The flash packages were operated using a commercial
10 NAND flash tester, such as a NAND flash memory tester
called "SigNASIY' (see, e.g., the Web page at http://ww-
w.siglead.com/eng/innovationsignas2.html; available from
the Internet as of 2014) shown in FIG. 2. The tester uses an
FPGA as its controller, and connects up to two daughter
15 boards with each carrying two sockets where NAND flash
packages are inserted. Flash characterization and error miti-
gation methods as described in this work were implemented
as software on host PC, and communicated with the tester
via a USB interface.
20 Irradiation experiments were carried out at Shepard Co-60
High Dose Rate TID Center at the Jet Propulsion Labora-
tory. In the experiments, the parts were removed from the
testers and relocated to a chamber for irradiation. After
irradiation, the parts were returned to the tester for mea-
25 surements.
B. Testing Procedures
To characterize the parts under TID, randomly selected
blocks were first program-erase cycled up to 8 k PECs. This
process degrades the blocks to different stages of their
30 lifetime. Next, pseudo-random test data was stored in the
blocks. Pages in a block were programmed sequentially (i.e.
page 0, 1, ... , 255) as recommended by the vendor for
reducing programming interference. After the test data were
written, the blocks were immediately read. Both the binary
35 output data and the V, distributions of the blocks were saved.
The parts were then irradiated up to 63 k rad at dose rate of
9 rad/s. The irradiation was carried out at room temperature,
and all the parts were unbiased. In this process, the blocks
were read and their V, distributions were measured when-
40 ever an additional 3 k rad were received. After irradiation, all
the collected output data were compared with the test data
regenerated from the saved seeds for error analysis. The V,
distributions measured during irradiation were compared
with the initial distributions for understanding the errors
45 observed in the output data.
III. Characterization Results
This section reports the results of NAND flash character-
50 ization. First discussed is the overall raw bit error rates
(RBERs) of the parts under TID effect, and their lifetime is
determined under typical ECC configurations used by com-
modity solid-state drives (SSDs). Shielding test results are
then described that identify the major source of errors.
55 Finally, the properties of V, distribution shifts, bit errors, and
cell state errors are analyzed, and the strong asymmetry
observed in errors at all levels is discussed. The purpose of
the characterizations is to obtain deeper understandings on
the properties of errors, which facilitate the design of more
60 effective error mitigation schemes, as described herein.
A. Overall Raw Bit Error Rate
FIG. 1 shows bit error rates for memory exposed to
various levels of radiation, such as might be expected in a
severe operating environment, such as outer space. FIG. 1
65 shows that the raw bit error rates (RBER, the ratio between
total number of bit errors and total number of bits in a block)
of blocks that carried 5, 1 k, 3 k, 6 k, and 8 k PECs, increase
US 9,870,834 B2
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by 1647x, 1017x, 463x, 141x, and 55x at 63 krad, respec-
tively. That is, FIG. 1 shows that the overall RBERs (defined
by the ratio between the number of bit errors and total
number of bits in a block.) of the blocks under TID effect.
These performance numbers (FIG. 1) are for memory that is
operated without active deployment of the features disclosed
herein. Compared to the RBERs measured at 0 rad, the
RBERs of the blocks that carried 5, 1 k, 3 k, 6 k, and 8 k
PECs increasedby 1647x, 1017x, 463x, 141x, and 55x at 63
k rad, respectively. The lowest curve in FIG. 1 at the origin
(0, —4) has the square line (blue), the next curve has the
circle line (red), the next highest curve has the triangle line
(green), next is the circle line (yellow), and lastly is the
diamond line (black).
The errors observed above were mainly due to the inter-
ference of page programming and TID effect. Programming
interference increases the voltages of neighboring cells
when a cell is being programmed due to capacitance cou-
pling. TID effect changes the threshold voltage of an FG in
two ways [see, e.g., S. Gerardin et al., IEEE T-NS, 60(3):
1953-1969, June 2013]. First, irradiation breaks charge-hole
pairs in tunnel oxides. When FG stores charges (in this case,
the cell has positive threshold voltage), some of the detached
holes will be pulled into the FG due to the electric field
created by the charges in the FG. The injected holes recom-
bine with the charges in FG, and thus reduce cell voltage.
Similarly, when FG stores holes (the cell is at erased state
and has negative threshold voltage), charges in the tunnel
oxide are pulled into FGs to recombine with the holes after
irradiation. Such recombination shifts cell threshold voltage
towards neutralized state. Second, irradiation causes pho-
toemission, which dissipates charges or holes carried by
FGs. The TID errors in the parts are almost due to the
downward shift of cell voltages. This is because only FGs
that are at the erased state store holes, having negative
threshold voltages. The reference threshold voltages (RTVs)
for distinguishing cells at the erased state and other states are
always positive, while FGs having negative voltages can
never be shifted to positive values under TID effect. There-
fore, upward voltage shifts of erased FGs do not introduce
errors on data.
After approximately 18 k rad, the blocks with more PECs
have lower RBERs than the blocks with less PECs. This is
because errors due to write interference dominate at lower
doses, and radiation errors dominate at higher doses. For
cells that are not at the erased state, programming interfer-
ence and TID effect shift their threshold voltages towards
opposite directions, and cells carried higher PECs have more
programming errors "corrected" by radiation.
When total dose exceeds 18 k rad, the blocks that previ-
ously carried more PECs have lower RBERs than the ones
with less PECs. This is because errors due to write interfer-
ence dominate at lower doses, and radiation errors dominate
at higher doses. As programming interference and TID effect
shift VT towards opposite directions, cells carried higher
PECs have more programming errors "corrected" by radia-
tion. With reference once again to FIG. 1, it can be seen that
with standard BCH ECC configurations, the blocks can only
survive up to approximately 10 k rad, such that data are
recoverable using ECC and the standard 10-15 uncorrectable
bit error rate (UBER) is reached. See, e.g., N. Mielke et al.,
Bit error rate in NAND flash memories, in IEEE IRPS, 2008.
Programming, erasing, and addressing failures started occur-
ring at approximately 42 k rad. The first two kinds of failures
continued until the end of irradiation, while addressing
failures were temporary. FIG.1 shows that the RBERs of the
parts with shielded floating gate (FG) arrays are only 22%
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higher on average at 50 k rad than at 25 k rad, and the
difference becomes 358% for the parts with shielded periph-
eral circuits. This observation indicates that FGs are the
major error sources among all the components of a die.
5 TID effect also degrades the quality of peripheral circuits.
See, e.g., M. Bagatin et al., in 2008 European Conference on
Radiation and Its Effects on Components and Systems, pages
34-39, September 2008. Irradiation makes charge pumps
10 
generate lower than normal voltages, leading to under-
programming error, and incomplete block erasure. The deg-
radation of row decoders causes misaddressing, leading to
large number of bit errors due to incorrect reading address.
In the experiments, it was observed that programming,
15 erasure and addressing starts failing at 42 k rad. Program-
ming and erasure failures continuously occurred, while
addressing failures were temporary. FIG. 2 shows an
example of row decoder failure at 40 k rad.
B. Lifetime Under Error Correcting Code
20 The lifetime of a block under TID effect is determined as
the largest total dose when its RBER increases above the
correction limit of ECC. The correction limit of an ECC is
the maximal RBER that makes uncorrectable bit error rate
stay below 1e-15 as required by industry standard. See, e.g.,
25 N. Mielke et al., In IEEE IRPS, pages 9-19, April 2008.
UBER measures the bit error rate after ECC decoding, and
can be calculated as
30 N
(~ rN lY,(l _ Y)N ,l /N,
Il r+l l /J 
JI
35 where r is the current RBER, t is the number of bit errors that
the ECC corrects, and N is the codeword length used.
FIG.1 showing the RBERs also plots the correction limits
of four Bose-Chaudhuri-Hocquenghem (BCH) codes which
have code length 1 KB and correct 40, 45, 50, and 55 bit
40 errors, respectively. BCH code is one of the dominant ECCs
used in commodity SSDs as it allows efficient hardware
implementation, low redundancy, and good error correction
capability. The BCH configurations in FIG. 1 are typical for
SSDs, where high code rates (the ratio between the number
45 of information bit and codeword length) are desired. For
instance, the BCH codes that correct 40 bit errors have code
rate 0.935, and they are recommended by the vendor of the
parts. Comparisons between the correction limits and the
RBERs of the block show that reliable data recovery only
50 lasted up till 9 k rad. For instance, under the 40-bit BCH
code the data of the blocks that carried only 5 PECs could
be recovered until 6 k rad while meeting the requirement on
UBER, and data recovery failed at 3 k rad for blocks that
carried 3 k PECs.
55 C. Shielding Test
As errors introduced during irradiation are due to the
degradation of FGs and peripheral circuits, it is important to
understand how each source contributes to the errors. There-
fore, shielding tests were conducted to characterize the
6o RBERs of the parts with different components being
shielded separately during irradiation.
Specifically, eight parts were divided into two groups of
the same size. The FG arrays of each part in the first group
were shielded, and then the peripheral circuits of each part
65 in the second group were shielded. A standard 3.625 inch
thick lead brick was used, which shields 100% of radiation,
theoretically. The boundary between peripheral circuits and
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FG arrays was determined using the decapsulated part in
FIG. 1. Both groups were first irradiated to 25 k rad, and then
to 50 k rad.
FIG. 3 compares the RBERs of the shielded parts with the
RBERs of unshielded parts and the RBERs of unirradiated 5
parts. At both 25 k rad and 50 k rad, the RBERs of the parts
with peripheral circuits being shielded are close to those of
the unshielded parts. The RBERs of the parts with FG arrays
being shielded are the closest to those of the unirradiated
parts. The RBERs of the parts with FG arrays being shielded io
are only 22% higher on average at 50 k rad than at 25 k rad,
and the difference becomes 358% for the parts with shielded
peripheral circuits. These observations all indicate that the
degraded FG arrays are the dominant sources of errors.
D. V, Distribution 15
The threshold voltages of FGs are shifted due to TID
effects. MLC NAND flash memory uses four logical cell
states to store two bits in each FG. Each state corresponds
to a different level of threshold voltages, and is read by
comparing cell voltage with predetermined RTVs. The logi- 20
cal states are referred to as P0, PI, P2 and P3, with PO being
the erased state, and P3 being the state with the highest
voltage in average. Per the discussion above in Subsection
A, "Overall raw bit error rate", most of the cells at state PO
have negative voltages, and thus will be shifted to higher 25
values. The threshold voltages of the cells in the other three
states will be shifted to lower values. The state of a cell
changes when its threshold voltage is shifted across prede-
termined RTVs.
FIG. 4 shows the V, distributions of the cells in states P1, 30
P2, and P3 before irradiation, after 24 k rad, and after 48 k
rad, respectively. The cells were from the same wordline in
the middle of a flash block, and each distribution was
measured by reading the cells multiple times with different
RTVs. The V, distributions of all three states kept shifting 35
towards lower positions. The V, distribution of state PO was
not measured due to its negative mean voltage. A significant
portion of cells at states P2 and P3 (belonging to the left tails
of their distributions) shifted to the central region of state PI
and P2 after 48 k rad, leading to the high RBERs observed 40
in FIG. 1. The amount of cell voltage shift is proportional to
its initial voltage before irradiation. For instance, among all
the distributions, the distribution of state P3 had the largest
shift, and that of state PI had the smallest shift. This is
because a cell with higher initial voltage creates larger 45
electric field, which pulls more holes from the tunnel oxide
into the FG to recombine with the stored charges.
FIG. 4 shows that the V, distributions of logical states PI,
P2, and P3 shift asymmetrically towards lower positions
during irradiation. That is, the erased state PO was not 50
measured due to its negative mean voltage. Charge traps in
tunnel oxide and photoemission both introduced by radia-
tion cause charge losses in FGs. See, e.g., S. Gerardin et al.,
Radiation effects in flash memories, in IEEE T-NS, 2013.
Cells with higher VT are more vulnerable to charge loss. 55
E. Error on Cell State
The patterns of cell state errors caused by the V, shift were
analyzed. In MLC NAND flash memory, the logical states of
the cells in a physical page are determined by the bits from
input lower page and upper page. A lower (an upper) page 60
contains the LSB (MSB) to be stored in each cell. A pair of
LSB (MSB) is mapped to a logical state following the Gray
code mapping: (1, 1)< > P0, (0, 1)< > PI, (0,0)< > P2 and
(1, 0) <i P3. The cell states were computed before and after
irradiation, and compared for analysis. 65
FIG. 5(a) shows that downward state errors (which makes
cell state move from PX to PY, where X>Y) and downward
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state errors for blocks occur at different PECs and different
total doses. Generally, downward errors started dominating
at 6 k rad. For instance, at 12 k rad there are 3x to 193x more
downward state errors than upward state errors. The number
of upward errors gradually gradually decrease as total dose
increases due to radiation-induced charge loss. FIG. 5(b)
shows that adjacent state transitions are the major state error
patterns whose number is up to 2.5x104 times higher than
that of non-adjacent state errors on average. The two bits
(lower and upper bits) mapped from the state of each cell are
distributed into paired lower and upper pages.
Returning to FIG. 5(a), the drawing shows that the
numbers of upward (which makes cell state change from PX
to PY, where X<Y) and downward state errors for blocks
occur at different PECs and total doses. Downward errors
started dominating at 6 k rad. For example, at 12 k rad, there
are 3x to 193x more downward state errors than upward
errors. The number of upward errors gradually decrease as
total dose increases, due to radiation-induced charge loss.
FIG. 5(b) shows that adjacent state transitions (state move
from PX to PY, where IX—YI=1) are the major state error
patterns whose number is up to 2.5x104 times higher than
that of non-adjacent state errors on average. There are more
P2—P1 and P3—P2 errors than P1—P0 errors due to the
larger voltage shifts of the cells in states P2 and P3.
F. Bit Error
Bit errors displayed strong asymmetry. FIG. 6(a) shows
the average RBERs of upper page and lower page under TID
effect. The RBERs of upper page is higher than those of
lower pages by 22%-41% on average. This is explained
using the Gray code mapping between cell states and binary
bits. The errors in MSBs/upper page are mainly due to the
state errors that cause P3—P2 and P1—P0 state transitions.
The errors in lower bits are mainly due to the state errors that
cause P2—P1 state transitions. According to the measure-
ment in FIG. 5(b), upper pages thus have higher RBERs.
Therefore, the RBERs of upper pages shall be used as the
worst case for determining the ECC correction capability in
practice.
FIG. 6(b) and FIG. 6(c) analyze the patterns of bit errors
in lower pages and upper pages, respectively. At higher
doses, bit errors are asymmetric in lower pages, containing
significantly more 0-1 errors than 1-0 errors. This is
because downward cell state errors dominates at higher
doses, and downward errors causes 0-1 errors in lower
pages. Bit errors in upper pages are more symmetric than
those of lower pages. In upper pages, 1-0 bit errors are
causedby P3—P2 state errors, and 0-1 bit errors are caused
by P1—P0 state errors. Following the results of FIG. 5(b),
the number of 0-1 errors are thus approaching that of 1-0
errors at higher total doses as shown in FIG. 6(c).
More particularly, FIG. 6(a) shows that the RBER of
upper pages is higher than that of lower pages by 22%-41 %
on average. Therefore, upper pages shall be used as the
worst case for determining the correction capability of ECC.
At higher doses, bit errors are asymmetric in lower pages.
Note that FIG. 6(b) contains much more 0-1 errors than
1 —0 errors, and note that FIG. 6(c) is more symmetric in the
upper pages.
IV. Error Mitigation
The error characterization above shows that peripheral
circuits still function at lower total doses, and errors under
TID effect are due to uniform asymmetric voltage shift. In
this section are discussed two effective error mitigation
methods, namely rank modulation (RM) coding and
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memory scrubbing (MS), which take advantage of the
aspects above to improve the lifetime of flash memory under
TID effect.
A. Rank Modulation Implementation
In view of the asymmetric VT shifts, the rank modulation
(RM) coding scheme was applied in the hope of achieving
error mitigation. See, e.g., A. Jiang et al., Rank modulation
for flash memories, in IEEE T-IT, 2009. Different from using
quantized voltage levels for data representation in current
flash, in RM, data are represented using the relative order of
cell voltages. This new scheme for representation of data
provides higher reliability to flash under TID as the order of
cell voltages largely remains when asymmetric VT shifts
occur.
FIG. 7 shows that for blocks with PEC:53 k reading using
RM yields 70%, 61% and 50% less RBERs at 1 k, 5 k, and
10 k rad, respectively, compared to reading using adaptive
reference threshold voltages recommended by the flash
vendor.
RM provides a novel data representation for reducing
errors caused by asymmetric V shifts in NAND flash
memory. See, e.g., A. Jiang et al., in IEEE T-IT, 55(6):2659-
2673, June 2009. Different from using quantized voltage
levels for data representation in current flash, in RM, data
are represented using the relative order of cell voltages. The
new representation provides higher reliability to flash under
TID as the order of cell voltages largely remains when
asymmetric V, shifts occur.
An adapted version of the typical RM scheme was imple-
mented. In the adapted implementation, cells of a physical
page are divided into groups of equal size. User input data
are first used to determine the state of each cell. Then each
cell is assigned a rank, which simply equals to the index of
the cell state. Consequently, cells with lower ranks have
lower threshold voltages. Furthermore, metadata is gener-
ated for each group that records the number of cells in each
rank. After which, both user data and metadata are stored
together in the cells on the same physical page. Data are read
by sorting the cells in a group by approximated voltage, and
assigning ranks following the sorted order. Cell voltages are
approximated by reading with different RTVs. These RTVs
split the whole range of threshold voltage into multiple bins.
The results of the multiple reads are combined to determine
the bin of each cell, where the index of a bin provides an
estimation on cell threshold voltage. For each group, the
cells are sorted by bin index, and ranks are assigned to cells
following the sorted order. The number of cells to be
assigned in each rank is given by the previously stored
metadata. Details of the RM technique may be readily
found, for example, in Y. Li et al., in IEEE IRPS, April 2016,
which provides a detailed description of the implementation
herein, and provides experimental results for understanding.
FIG. 7 shows that, for blocks with PEC 3 k, reading using
RM yields 70%, 61%, and 50% less RBERs at 1 k, 5 k, and
10 k rad, respectively, compared to reading using adaptive
reference threshold voltages. The latter is a scheme that is
recommended by the vendor, which shifts the reference
threshold voltages to lower values when cell voltage shift. In
this experiment, each RM group had 512 cells with each cell
storing 1.97 bits on average (0.03 bit less than the uncoded
control scheme). Four RTVs were used between every two
adjacent distributions, for measuring the estimated cell volt-
ages. The results of the control scheme selected the mini-
mum RBERs from eight reads using different RTVs between
two adjacent distributions. The values of RTVs are supplied
by the vendor. The reliability gain of RM becomes smaller
as PEC increases. When cells are being worn out, process
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variation is amplified due to the increased number of charges
that are trapped inside tunnel oxide. High variation implies
that cell voltage shifts under TID effect are less uniform.
This increases the probability that cells of higher ranks have
5 lower voltages than cells of lower ranks after irradiation.
The increased output rank switches thus introduce more bit
errors to output data.
B. Memory Scrubbing
To further improve the lifetime of flash memory under
io TID effect, an MS technique was implemented for flash, to
keep RBER constantly below the correction limit of FCC.
See, e.g., M. Bagatin et al., in IEEE T-NS, 56(4):1909-1913,
August 2009; see F. Irom et al., in IEEE Radiation Effects
Data Workshop, pages 1-6, July 2012; and see H. Schmidt
15 et al., in IEEE T-NS, 56(4):1937-1940, August 2009. Con-
ventional MS schemes periodically read data, correct errors
using FCC, erase the blocks, and write the corrected data
back to the blocks. See, e.g., F. Irom et al., in IEEE
Radiation Effects Data Workshop, pages 1-6, July 2012; and
20 see H. Schmidt et al., in IEEE T-NS, 56(4): 1937-1940,
August 2009. Therefore, cells that lose charges due to
irradiation will be recharged after scrubbing. In this way,
scrubbing may be initiated in response to error rate, which
may include error caused by one or more of total exposure
25 instances to radiation, number of program cycles, and data
retention time.
An empirical study was conducted of three different MS
schemes referred as MLC-MS, E-SLC-MS, and SLC-IPR-
MS. These are multi-level cell memory scrubbing, enhanced
30 single level cell memory scrubbing, and single level cell
in-place rewriting memory scrubbing, respectively. For the
first two schemes, all the pages are programmed for storing
data. MLC-MS writes data using conventional sequential
MLC programming, in which cells are configured to have
35 one of four voltage (charge) levels, the levels denoted as P0,
PI, P2, and P3. E-SLC-MS only uses states PO and P3 of a
cell to store one bit data, with the two states representing bits
"1" and "0", respectively. Therefore, E-SLC-MS provides
higher reliability but lower capacity, thanks to the large
40 voltage gap between the two states. During scrubbing, both
schemes need to erase the blocks, and write back the
corrected data, such as in a refresh operation. The process
thus introduces one additional PEC to each block being
used. For SLC-IPR-MS, only the lower pages of a block are
45 written for storing data, and upper pages are never pro-
grammed. This way enables the single-level cell (SLC)
mode which uses states PO and PI' for storing bits "1" and
"0", where state Pl' is an intermediate state whose V,
distribution is between those of Pl and P2. Moreover, it also
5o allows the in-place rewriting (IPR) capability, i.e., a bit I in
a lower page can be reprogrammed to 0 without first erasing
the block. See, e.g., Y. Cai et al., in IEEE ICCD, pages
94-101, September 2012. Therefore, MS using IPR is able to
correct the dominating 0-1 bit errors of lower pages
55 without introducing additional PEC. Note that, the capacity
of MLC NAND flash under E-SLC-MS and SLC-IPR-MS
schemes will be reduced by 50%. Compared to the other two
MS schemes, SLC-IPR-MS enables cells to a have lower
voltage in average, due to the smaller voltage gap between
60 states PO and Pl', and allows for fewer cells to be pro-
grammed during scrubbing.
In total, four parts of a memory were used in the evalu-
ation, where the parts were scrubbed at the same time while
being irradiated. For each part, twenty blocks were selected
65 for evaluating each MS scheme. For each scheme, the blocks
were divided into an experimental group and a control
group. Both groups had equal size. The experimental group
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used MS on the blocks, and the control group only read data.
Before irradiation, the ten blocks of each group were cycled
to5,0.5k, I k, 2 k, 3 k, 4 k, 5 k, 6 k, 7 k, and 8 k PECs,
respectively. BCH code of length 1 KB correcting 55 bit
errors was used as the ECC. For all MS and their control
schemes, data in blocks were read and decode every 3 k rad.
The RBERs were also recorded for each read. If the number
of bit errors in any codeword of a block exceeds a prede-
termined scrubbing threshold that was set to 25 and is still
less than 55, the whole block will be scrubbed.
FIG. 8 shows the RBERs of six blocks with 3 k PECs
from the same package during irradiation. Among the
blocks, three were scrubbed using different schemes. The
results show that MLC-MS and SLC-IPR-MS schemes
significantly improve the lifetime of flash memory under
TID effect. The zigzag patterns shown in FIG. 8 indicate the
triggering of scrubbing, after which RBERs started increas-
ing again from low values. For E-SLC-MS, no triggering of
scrubbing was observed in the experiment, as the RBERs
were always below the predetermined scrubbing threshold
thanks to the large voltage gap between the two cell states
used. The RBERs of cells under E-SLC-MS quickly moved
above the correction limit of ECC after 50 k rad due to
possible peripheral circuit failures, and ECC decoding fail-
ure. Although the experimental results show that there is no
difference between E-SLC-MS and its control case, it is still
possible for E-SLC-MS to be beneficial if smaller scrubbing
thresholds are used so that scrubbing can happen earlier
before the failure of peripheral circuits.
FIG. 9 shows the survivable regions (SRs) of the flash
memories under different MS and their control schemes,
respectively. SR measures the maximal total doses when the
data stored in all the testing blocks with certain number of
PECs from at least 3 (out of 4) packages can still be
recovered by ECC. Based on the results, the SR of SLC-
IPR-MS is 113% and 43% larger than those of MLC-MS and
E-SLC-MS, respectively. The SR of SLC-IPR-MS reaches
57 k rad when scrubbing was still effective (FIG. 8). As the
TID effect gradually degrade charge pumps, programming/
erasure failures start occurring due to the lower voltage
falsely supplied by charge pumps. See, e.g., Y. Li et al., in
IEEE IRPS, April 2016. The scrubbing of SLC-IPR-MS
does not need block erasure, which avoids errors caused by
erasure failures. The in-place rewriting only programs the
cells that have 0-1 bit errors. Therefore, much fewer cells
need to be programmed during each scrubbing. Also con-
sidering the smaller voltage gap used during programming,
the scrubbing operation of SLC-IPR-MS thus has higher
success rate than those of the other schemes at higher total
doses.
E-SLC-MS and its control scheme provide the highest
reliability when blocks carry less than 4 k PECs. This is
because the relatively large voltage gap between PO and P3
used in E-SLC-MS takes much more doses of radiation to
introduce state error as compared to the other schemes. The
results in FIG. 8 further confirms the explanation, where the
RBER growths of E-SLC-MS and its control scheme are
much slower than those of the other schemes.
SLC-IPR-MS provides the highest reliability to blocks
that carry 5 k-8 k PECs when almost all the blocks under the
other two schemes immediately failed to decode even before
irradiation. This observation is explained by comparing the
programming errors of each scheme. Programming errors
come from interference and charge over-injection. The
amount of interference received by a victim cell depends on
the average voltage increase of its neighboring cells, the
latter is proportional to the voltage gap between cell states.
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Thus the programming of SLC-IPR-MS creates less inter-
ference than the other schemes. Charge over-injection is the
phenomenon that additional charges are injected into FGs
during programming due to leakage paths formed by the
5 charges trapped in tunnel oxides. The amount of over-
injection of an FG depends on the time duration of pro-
gramming, and the number of PECs carried by the FG. In the
experiments described herein, the blocks used for comparing
different schemes have the same PECs, and the program-
10 ming used by SLC-IPR-MS takes much less time thanks to
the smaller voltage gap used. SLC-IPR-MS thus introduces
less over-injection. Therefore, SLC-IPR-MS introduces less
programming errors. This explanation is validated by the
results of FIG. 12 where SLC-IPR-MS and its control
15 schemes have the lowest RBERs at 0 rad. As over-injection
errors grow with PECs, and the programming methods of
MLC-MS and E-SLC-MS have higher over-injection errors,
blocks under these two schemes thus suffer from more
programming errors at higher PECs, and started having ECC
20 decoding failures at earlier PECs than the blocks under
SLC-IPR-MS.
In summary, the errors of 16 nm MLC NAND flash
memory under TID effect have been characterized. Results
have shown that the faithful data recovery only lasted until
25 about 9 k rad under typical ECC configurations. FGs
degraded by TID effect are the major sources of errors.
Strong asymmetry of errors was observed at multiple levels,
and RM and MS schemes which take advantage of the
properties of TID errors for reliability enhancement were
30 studied. Evaluation has shown that both error mitigation
schemes significantly extended the lifetime of flash memory
under TID effect. This work is the first step of efforts towards
high density flash-based storage in space. In the next step,
the behavior of high-density NAND flash under SEU effect
35 as well as in low temperature environment will be studied,
and more effective and practical error mitigation schemes
will be developed.
V. Embodiments
40
FIG. 10 is a flow diagram that shows operations of a data
storage device that includes storage elements such as
memory cells and operates according to the scrubbing
schemes described herein. The reading operations will deter-
45 mine charge levels of the n storage elements in a memory
cell according to the RM scheme, and will implement the
scrubbing operations described herein. In the first operation,
indicated by box 1002, the data storage device memory
controller receives a current error count from an error
5o decoder of the device. The error count is indicative of a
recent data storage operation and indicates the number of
data errors that were detected by the error decoder. At the
next operation, box 1006, the memory controller selects an
operating mode for scrubbing in accordance with the
55 received error count and a program cycles count. The
program cycles count is known to the data memory control-
ler through normal operation, and reflects a count of pro-
gram (i.e., data write) cycles. The program cycles count is a
count of the number of program cycles for data cells under
60 control of the memory controller. The program cycles may
relate to, for example, the highest number of program cycles
for any of the cells controlled by the memory controller, or
the program cycles may relate to an average of program
cycles over all memory cells of the device, or may be the
65 result of a different calculation of memory cell program
cycles, or a combination of program cycle count schemes,
depending on the desired operation of the memory device.
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FIG. 10 shows that the memory controller selects between
scrubbing operation modes of MLC scrubbing 1010, E-SLC
scrubbing 1014, or SLC-IPR scrubbing 1018. Details of
these scrubbing modes were discussed above. After the
scrubbing mode selection, the next depicted operation at the
box 1022 is to implement optional RM data coding with the
selected scrubbing scheme. In the experiments performed, it
was determined that RM is also beneficial for mitigating
errors due to the severe operating environment, such as
radiation from outer space deployment. This feature of using
RM for data coding was not previously known. The opera-
tion of the device memory controller then returns to the first
box 1002, where the controller receives the error count from
the error decoder, and the process repeats. It should be noted
that the order of operations may differ from that illustrated
in FIG. 10 without departing from the disclosure. For
example, the RM coding operation 1022 may occur prior to
the scrubbing selection, if it is performed at all (it is
optional).
FIG. 11 is an illustration of a data device constructed to
perform the data error mitigation features in accordance with
the present disclosure. FIG. 11 shows a memory 1102 that is
accessed by a memory controller 1104 that communicates
with a host device 1106. The memory 1102 is used for
storing data that is represented in accordance with a rank
modulation coding scheme and is scrubbed according to the
operation modes described herein. The memory may be
implemented, for example, as a Flash memory having mul-
tilevel cells. The memory 1102 and memory controller 1104
together comprise a data storage device 1108 that may be
external to the host device or may be integrated with the host
device into a single component or system. For example, the
data storage device 1108 may comprise a Flash memory
device (often referred to as a "thumb drive") that commu-
nicates with a host computer 1106 via a USB connection, or
the data storage device may comprise a solid state drive
(SSD) that stores data for a host computer system. Alterna-
tively, the data storage device may be integrated with a
suitable host device to comprise a single system or compo-
nent with rank modulation memory, such as a smart phone,
network router, MP3 player, or the like. As noted above, the
data storage coding and scrubbing techniques described
herein are especially suited for severe environments, such as
space applications, GEO orbits and other deep space trajec-
tories, radiation exposure, extremes of temperature, and the
like.
The memory controller 1104 operates under control of a
microcontroller 1110, which manages communications with
the memory 1102 via a memory interface 1112 and manages
communications with the host device via a host interface
1114. Thus, the memory controller supervises data transfers
from the host 1106 to the memory 1102 and from the
memory 1102 to the host 1106. The memory controller 1104
also includes a data buffer 1116 in which data values may be
temporarily stored for transmission over the data channel
controller 1116 between the memory 1102 and the host 1106.
The memory controller also includes an ECC block 1118 in
which data for the ECC is maintained. For example, the ECC
block 1118 may comprise data and program code to perform
error correction operations for rank modulation code. Such
error correction operations are described, for example, in the
U.S. patent application entitled "Error Correcting Codes for
Rank Modulation" by Anxiao Jiang et al. filed Nov. 20,
2008. The ECC block 1118 may contain parameters for the
error correction code to be used for the memory 1102, such
as programmed operations for translating between received
symbols and error-corrected symbols, or the ECC block may
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contain lookup tables for codewords or other data, or the
like. The memory controller also includes a charge pump
1119, which provides the electrical charge necessary for
maintaining the charge levels of the memory cells at the
5 proper levels for implementing the RM coding scheme and
the selected scrubbing schemes. The memory controller
1104 performs the operations described above for decoding
data and for encoding data.
The operations described above for operating a data
io storage device, for data operations including selected scrub-
bing data modes, can be carried out by the operations
depicted in FIG. 10, which can be performed by the micro-
controller 1110 and associated components of the data
storage device 1108. For example, in an implementation of
15 the rank modulation coding scheme and scrubbing opera-
tions in a USB thumb drive, all the components of the data
storage device 1108 depicted in FIG. 11 are contained within
the USB thumb drive. The operation described herein is
especially suited for severe environments, such as space
20 flight, in which the rank modulation and scrubbing opera-
tions would most likely be implemented in a memory
module of a spacecraft or a satellite or the like.
The processing components such as the controller 1104
and microcontroller 1110 may be implemented in the form
25 of control logic in software or hardware or a combination of
both, and may comprise processors that execute software
program instructions from program memory, or as firmware,
or the like. The host device 1106 may comprise a conven-
tional computer apparatus. A conventional computer appa-
30 ratus also may carry out the operations described herein and
depicted in FIG. 10. FIG. 12 is a block diagram of a
computer apparatus 1200 sufficient to perform as a host
device and sufficient to perform the operations described
herein and depicted in FIG. 10.
35 FIG. 12 is a block diagram of a computer system 1200 that
may incorporate embodiments of the present invention and
perform the operations described herein. The computer
system 1200 typically includes one or more processors
1205, a system bus 1210, storage subsystem 1215 that
40 includes a memory subsystem 1220 and a file storage
subsystem 1225, user interface output devices 1230, user
interface input devices 1235, a communications subsystem
1240, and the like.
In various embodiments, the computer system 1200 typi-
45 cally includes conventional computer components such as
the one or more processors 1205. The file storage subsystem
1225 can include a variety of memory storage devices, such
as a read only memory (ROM) 1245 and random access
memory (RAM) 1250 in the memory subsystem 1220, and
5o direct access storage devices such as disk drives. As noted,
the direct access storage device may comprise a rank modu-
lation data storage device that operates as described herein.
The user interface output devices 1230 can comprise a
variety of devices including flat panel displays, touch-
55 screens, indicator lights, audio devices, force feedback
devices, and the like. The user interface input devices 1235
can comprise a variety of devices including a computer
mouse, trackball, trackpad, joystick, wireless remote, draw-
ing tablet, voice command system, eye tracking system, and
60 the like. The user interface input devices 1235 typically
allow a user to select objects, icons, text and the like that
appear on the user interface output devices 1230 via a
command such as a click of a button or the like.
Embodiments of the communication subsystem 1240
65 typically include an Ethernet card, a modem (telephone,
satellite, cable, ISDN), (asynchronous) digital subscriber
line (DSL) unit, FireWire (IEEE 1394) interface, USB
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interface, and the like. For example, the communications
subsystem 1240 may be coupled to communications net-
works and other external systems 1255 (e.g., a network such
as a LAN or the Internet), to a FireWire bus, or the like. In
other embodiments, the communications subsystem 1240
may be physically integrated on the motherboard of the
computer system 1200, may be a software program, such as
soft DSL, or the like.
The RAM 1250 and the file storage subsystem 1225 are
examples of tangible media configured to store data such as
error correction code parameters, codewords, and program
instructions to perform the operations described herein when
executed by the one or more processors, including execut-
able computer code, human readable code, or the like. Other
types of tangible media include program product media such
as floppy disks, removable hard disks, optical storage media
such as CDs, DVDs, and bar code media, semiconductor
memories such as flash memories, read-only-memories
(ROMs), battery-backed volatile memories, networked stor-
age devices, and the like. The file storage subsystem 1225
includes reader subsystems that can transfer data from the
program product media to the storage subsystem 1215 for
operation and execution by the processors 1205.
The computer system 1200 may also include software that
enables communications over a network (e.g., the commu-
nications network 1255) such as the DNS, TCP/IP, UDP/IP,
and HTTP/HTTPS protocols, and the like. In alternative
embodiments, other communications software and transfer
protocols may also be used, for example IPX, or the like.
It will be readily apparent to one of ordinary skill in the
art that many other hardware and software configurations are
suitable for use with the present invention. For example, the
computer system 1200 may be a desktop, portable, rack-
mounted, or tablet configuration.
Additionally, the computer system 1200 may be a series
of networked computers. Further, a variety of microproces-
sors are contemplated and are suitable for the one or more
processors 1205, such as PENTIUMTM microprocessors
from Intel Corporation of Santa Clara, Calif., USA;
OPTERONTM or ATHLON XPTM microprocessors from
Advanced Micro Devices, Inc. of Sunnyvale, Calif., USA;
and the like. Further, a variety of operating systems are
contemplated and are suitable, such as WINDOWS®, WIN-
DOWS XP®, WINDOWS VISTA®, or the like from Micro-
soft Corporation of Redmond, Wash., USA, SOLARISO
from Sun Microsystems, Inc. of Santa Clara, Calif., USA;
MAC OS available from Apple, Inc. of Sunnyvale, Calif.,
USA; various Linux and UNIX distributions, and the like. In
still other embodiments, the techniques described above
may be implemented upon a chip or an auxiliary processing
board (e.g., a programmable logic device or graphics pro-
cessor unit).
The present invention can be implemented in the form of
control logic in software or hardware or a combination of
both. The control logic may be stored in an information
storage medium as a plurality of instructions adapted to
direct an information-processing device to perform a set of
steps disclosed in embodiments of the present invention.
Based on the disclosure and teachings provided herein, a
person of ordinary skill in the art will appreciate other ways
and/or methods to implement the present invention.
The rank modulation scheme can be implemented in a
variety of systems for encoding and decoding data for
transmission and storage. That is, codewords are received
from a source over an information channel according to a
rank modulation scheme and are decoded into their corre-
sponding data values and provided to a destination, such as
18
a memory or a processor, and data values for storage or
transmission are received from a source over an information
channel and are encoded into a rank modulation scheme.
The operations of encoding and decoding data according
5 to the rank modulation scheme can be illustrated as in FIG.
13, which shows data flow in a data device 1302 that
operates according to the rank modulation scheme described
herein. In FIG. 13, the device includes a Rank Modulation
(RM) controller 1304 that stores and retrieves information
io values 1306. The RM controller 1304 includes an encoder
and decoder 1308 for encoding data values into codewords
and decoding codewords into data values. The RM control-
ler encodes data values and provides codewords to the
source/destination block 1310, and decodes codewords from
15 the source/destination and provides corresponding data val-
ues. The two-way nature of the data flow is indicated by the
double-ended arrows labeled "data values" and "code-
words". The RM controller includes interfaces through
which the RM controller receives and provides the data
20 values and the information values (codewords). The details
of such interfaces will be known to those skilled in the art.
The information values 1306 comprise the means for
physically representing data comprising the data values and
codewords. For example, the information values 1306 may
25 represent charge levels of memory cells, such that multiple
cells are configured to operate as a virtual cell in which
charge levels of the cells determine a permutation of the rank
modulation code. Data values are received and encoded to
permutations of a rank modulation code and charge levels of
30 cells are adjusted accordingly, and rank modulation code-
words are determined according to cell charge levels, from
which a corresponding data value is determined. Alterna-
tively, the information values 1306 may represent features of
a transmitted signal, such as signal frequency, magnitude, or
35 duration, such that the cells or bins are defined by the signal
features and determine a permutation of the rank modulation
code. For example, rank ordering of detected cell frequency
changes over time can determine a permutation, wherein the
highest signal frequency denotes the highest cell level. Other
40 schemes for physical representation of the cells will occur to
those skilled in the art, in view of the description herein.
For information values 1306 in the case of cell charge
levels, the source/destination 1310 comprises memory cells
in which n memory cells provide n cell values whose charge
45 levels define a rank modulation permutation. For storing a
codeword, the memory cells receive an encoded codeword
and comprise a destination, and for reading a codeword, the
memory cells provide a codeword for decoding and com-
prise a source. In the case of data transmission, the source/
5o destination 1310 may comprise a transmitter/receiver that
processes a signal with signal features such as frequency,
magnitude, or duration that define cells or bins such that the
signal features determine a permutation. That is, signal
components comprising signal frequency, magnitude, or
55 duration may be controlled and modulated by the transmitter
such that a highest signal frequency component or greatest
magnitude component or greatest time component corre-
sponds to a highest cell level, followed by signal component
values that correspond to other cell values and thereby
6o define a permutation of the rank modulation code. When the
source/destination 1310 receives a codeword from the con-
troller 1304, the source/destination comprises a transmitter
of the device 1302 for sending an encoded signal. When the
source/destination provides a codeword to the controller
65 1304 from a received signal, the source/destination com-
prises a receiver of the device for receiving an encoded
signal. Those skilled in the art will understand how to
US 9,870,834 B2
19
suitably modulate signal components of the transmitted
signal to define rank modulation code permutations, in view
of the description herein.
VI. Conclusion
In summary, a simple method to make RM implementable
using existing flash memories has been described and dis-
closed. The implementation of RM has been evaluated under
different types of noise in flash, and evaluation results show
that RM provides excellent reliability compared to conven-
tional MLC. Moreover, it has been demonstrated that the use
of RM in flash-based archival storage significantly extends
the data retention time. The disclosure herein not only brings
RM into practice, but also can shed new light on designing
more reliable flash memory in the future.
What is claimed is:
1. A data device comprising:
a memory having a plurality of memory cells configured
to store data values in accordance with a predetermined
rank modulation scheme; and
a memory controller that receives a current error count
from an error decoder of the data device for one or
more data operations of the data device and selects an
operating mode for data scrubbing in accordance with
the received error count and a program cycles count.
2. The data device as in claim 1, wherein the selected
operating mode for data scrubbing comprises one of an
MLC (multi-level cell) scrubbing scheme, an E-SLC (en-
hanced single-level cell) scrubbing scheme, or an SLC-IPR
(single level cell in-place rewriting) scrubbing scheme.
3. The data device as in claim 2, wherein the MLC
scrubbing utilizes sequential MLC programming to set a
charge level of each cell of the memory according to four or
more charge levels.
4. The data device as in claim 2, wherein the E-SLC
scrubbing utilizes only two states of available charge level
states in each cell of the memory.
5. The data device as in claim 2, wherein the SLC-IPR
scrubbing does not utilize block erasure for rewriting a cell
and utilizes in-place rewriting of charge level states in each
cell of the memory.
6. The data device as in claim 1, wherein the memory
controller further performs data operations with the memory
in accordance with the predetermined rank modulation
scheme.
7. The data device as in claim 1, wherein the selected
operating mode for data scrubbing utilizes only a high
voltage state and a low voltage state for cells of the memory,
20
comprising two voltage levels for each of the memory cells
out of four voltage levels that are available for each of the
memory cells.
8. The data device as in claim 1, wherein the selected
5 operating mode for data scrubbing is configured to perform
a data storage operation without first performing a block
erasure operation.
9. A computer method of operating a data device, the
method comprising:
10 
receiving a current error count at a memory controller
from an error decoder of the data device for one or
more data operations of the data device, the error count
indicating errors detected in a memory having a plu-
rality of memory cells configured to store data values in
accordance with a predetermined rank modulation
15 scheme; and
selecting an operating mode for data scrubbing in accor-
dance with the received error count and a program
cycles count.
10. The method as in claim 9, wherein the selected
20 operating mode for data scrubbing comprises one of an
MLC (multi-level cell) scrubbing scheme, an E-SLC (en-
hanced single-level cell) scrubbing scheme, or an SLC-IPR
(single level cell in-place rewriting) scrubbing scheme.
11. The data device as in claim 10, wherein the MLC
25 scrubbing utilizes sequential MLC programming to set a
charge level of each cell of the memory according to four or
more charge levels.
12. The data device as in claim 10, wherein the E-SLC
scrubbing utilizes only two states of available charge level
30 states in each cell of the memory.
13. The data device as in claim 10, wherein the SLC-IPR
scrubbing does not utilize block erasure for rewriting a cell
and utilizes in-place rewriting of charge level states in each
cell of the memory.
35 14. The method as in claim 9, wherein the memory
controller further performs data operations with the memory
in accordance with the predetermined rank modulation
scheme.
15. The method as in claim 9, wherein the selected
40 operating mode for data scrubbing utilizes only a high
voltage state and a low voltage state for cells of the memory,
comprising two voltage levels for each of the memory cells
out of four voltage levels that are available for each of the
memory cells.
45 16. The method as in claim 9, wherein the selected
operating mode for data scrubbing is configured to perform
a data storage operation without first performing a block
erasure operation.
